Email this page

Stay up to date. Get the Technology@Intel Magazine newsletter in your inbox and join our online lucky draw.
`
I Will Get Access to Leaders I've Read About.
Home ›  Intel Developer Forum ›  Taiwan IDF ›  Experts at IDF ›
Intel Developer Forum
  Energy-Efficient Performance. Leap ahead.
October 16-17, 2006 | Taipei | Taipei International Convention Center
INTEL EXECUTIVE BIO
George Cai

Intel Fellow, Digital Enterprise Group
Principal Engineer, Architecture and Planning
INTEL CORPORATION

George Cai is a principal engineer at Architecture and Planning of Digital Enterprise Group, Intel. He has been working at the field of high performance microprocessor architecture and design area more than 18 years, especially on multiple processor coherency protocol, hierarchical cache architecture, load/store units. He was a lead architect of a Xeon microprocessor project and works on chip multiprocessor architecture, performance optimization, power management and design. He is currently on the assignment of an Intel future chip multiprocessor. George is actively involved Intel and external microprocessors and platform research and development. He received BS, MS and PhD all from Electrical Engineering in computer architecture and integrated circuits.